.
OpenIPSL
.
Tests
.
Controls
.
PSSE
.
TG
.
WSIEG1
Simple Machine Infinite Bus with Machine and Governor
Generated at 2026-06-28T20:18:57Z by
OpenModelica
OpenModelica 1.26.9 using
GenerateDoc.mos
.OpenIPSL.Tests.Controls.PSSE.TG.WSIEG1 .OpenIPSL.Tests.Controls.PSSE.TG.WSIEG1